Slide Show

page0:PARTHENON

page1:Background

page2:Problems in the Conventional Design Method

page3:Technical Points of PARTHENON

page4:Circumstances in High-Level HDLs

page5:Hardware Design using SFL

page6:Conparison of Hardware Description Language

page7:Characteristics of SFL

page8:Parallel Processing Model in SFL

page9:Characteristics of Behavioral Simulator

page10:Characteristics of Synthesizer

page11:Optimization Strategy

page12:Design Examples

page13:Comparison of Design Efforts on FDDP

page16:Professors to whom we lent PARTHENON (1)

page17:Professors to whom we lent PARTHENON (2)

page18:Trade mark

Back to "What is PARTHENON?"

Back to Home Page